![[RSS]](https://tweakimg.net/g/if/v2/icons/rss_small.png){kind=icon}
PS/2 Keyboard Communication
PS/2 keyboard communication is actually a very simply protocol too implement on a FPGA. The clock is provided by the keyboard and the data is sent in 11-bit frames. The frame-bits are:
Read more »
- 1 start bit; always 0
- 8 data bits (LSB first)
- 1 parity bit (odd parity)
- 1 stop bit; always 1
Read more »
USB Communication (RS232)
The USB 2.0 capabilities are provided by the FT232RL, which is an USB to UART converter IC. So we just have to write some verilog to create an UART module to interface with the FT232RL for USB communication 
.
The verilog consists of 3 modules: baud_generator, uartrx and uarttx.
Read more »
.The verilog consists of 3 modules: baud_generator, uartrx and uarttx.
Read more »
SRAM controller
A problem with many SRAM ic's is that they are asynchronous. This is tricky too use in the synchronous FPGA world. This example shows how to interface with a cheap (¤4.271)) and high speed (80 MHz) CY7C1041CV33, a 4Mbit (256k x16) SRAM ic, with a MAXII CPLD.Read more »
4.3" PSP LCD
Although the Cyclone EP1C6 does not contain enough ram bits to display graphics on this huge display. It can be used as a large character display, with the capabilities to display up to 1.620 characters (27×60) with a 8x16 font.
Read more »
Read more »
VGA
The verilog provided at 4.3_psp_lcd can also be used to drive a VGA display. Only the timing and resolution in h_sync, v_sync and in_picture and the pixel clock in clk should be changed to the correct values as explained in vga_timing.
Read more »
Read more »